Home
last modified time | relevance | path

Searched refs:NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h47628 #define NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK (0xFFFU) macro
47631 …int32_t)(x)) << NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_SHIFT)) & NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_ezhv.h50390 #define NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK (0xFFFU) macro
50393 …int32_t)(x)) << NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_SHIFT)) & NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_ezhv.h50366 #define NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK (0xFFFU) macro
50369 …int32_t)(x)) << NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_SHIFT)) & NPU_CANVAS_LOAD_OUTER_BATCH_COUNT_MASK)