Home
last modified time | relevance | path

Searched refs:NPU_ARB0RAM_ACCESS_ENABLE (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/boards/mimxrt700evk/project_template/
Dboard.c580 AHBSC0->NPU_ARB0RAM_ACCESS_ENABLE = 0x3FFFFFFF; in BOARD_InitAHBSC()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h1515 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member
DMIMXRT798S_cm33_core0.h1558 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member
DMIMXRT798S_ezhv.h1226 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h1226 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member
DMIMXRT735S_cm33_core0.h1558 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h1558 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member
DMIMXRT758S_ezhv.h1226 …__IO uint32_t NPU_ARB0RAM_ACCESS_ENABLE; /**< Access enable for NPU domain masters to RAM … member