Home
last modified time | relevance | path

Searched refs:MUX_8_CSS (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c2194 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_0->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_GLB_LBIST_CLK_Frequency()
2917 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_4->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P4_LIN_BAUD_CLK_Frequency()
2927 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_4->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_LIN6_CLK_Frequency()
2937 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_4->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_LIN7_CLK_Frequency()
2947 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_4->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_LIN8_CLK_Frequency()
3325 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_ETH1_TX_MII_CLK_Frequency()
3335 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_ETH1_TX_RGMII_CLK_Frequency()
3345 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_ETH1_PS_TX_CLK_Frequency()
3445 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_4->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P4_LIN_CLK_Frequency()
/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_MC_CGM.h128 …__I uint32_t MUX_8_CSS; /**< Clock Mux 8 Select Status Register, offset: … member
/hal_nxp-latest/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Frequency.c2871 …uint32 Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_M… in Clock_Ip_Get_EMAC_TX_CLK_Frequency()
3718 …uint32 Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM->MUX_8_CSS & MC_CGM_MUX_8_CSS_SELSTAT_M… in Clock_Ip_Get_GMAC0_TX_CLK_Frequency()
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_MC_CGM.h149 …__I uint32_t MUX_8_CSS; /**< Clock Mux 8 Select Status Register, offset: … member