| /hal_nxp-latest/mcux/mcux-sdk/drivers/enet/ |
| D | fsl_enet.h | 972 return (0U != (base->MSCR & 0x7EU)); in ENET_GetSMI()
|
| D | fsl_enet.c | 1222 base->MSCR = mscr; in ENET_SetSMI()
|
| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K148_ENET.h | 86 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/ |
| D | S32Z2_SIUL2.h | 102 …__IO uint32_t MSCR[SIUL2_MSCR_COUNT]; /**< SIUL2 Multiplexed Signal Configuration Regis… member
|
| /hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_SIUL2.h | 101 …__IO uint32_t MSCR[SIUL2_MSCR_COUNT]; /**< SIUL2 Multiplexed Signal Configuration Regis… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK64F12/ |
| D | MK64F12.h | 9721 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK63F12/ |
| D | MK63F12.h | 9708 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV58F24/ |
| D | MKV58F24.h | 11963 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/imx/devices/MCIMX6X/ |
| D | MCIMX6X_M4.h | 8455 …__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x… member
8596 #define ENET_MSCR_REG(base) ((base)->MSCR)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/ |
| D | MK65F18.h | 11350 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/ |
| D | MK66F18.h | 11350 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/imx/devices/MCIMX7D/ |
| D | MCIMX7D_M4.h | 13097 …__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x… member
13238 #define ENET_MSCR_REG(base) ((base)->MSCR)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/ |
| D | MIMXRT1024.h | 16513 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/ |
| D | MIMXRT1021.h | 16533 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/ |
| D | MIMXRT1051.h | 17563 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/ |
| D | MIMXRT1041.h | 18634 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/ |
| D | MIMXRT1052.h | 18348 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/ |
| D | MIMXRT1042.h | 18636 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/ |
| D | MIMXRT1061.h | 19002 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/ |
| D | MIMX8MN5_cm7.h | 24653 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/ |
| D | MIMX8MN2_cm7.h | 24651 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/ |
| D | MIMX8MN4_cm7.h | 24651 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/ |
| D | MIMX8MN3_cm7.h | 24653 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/ |
| D | MIMXRT1064.h | 19866 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/ |
| D | MIMX8MN1_cm7.h | 24653 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */ member
|
