Searched refs:MR14 (Results 1 – 15 of 15) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX2/ |
| D | MIMX8QX2_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX1/ |
| D | MIMX8QX1_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX1/ |
| D | MIMX8DX1_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX2/ |
| D | MIMX8DX2_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/ |
| D | MIMX8QX3_cm4.h | 13177 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/ |
| D | MIMX8DX4_cm4.h | 13177 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX3/ |
| D | MIMX8DX3_cm4.h | 13177 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX6/ |
| D | MIMX8QX6_dsp.h | 13761 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| D | MIMX8QX6_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX6/ |
| D | MIMX8DX6_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX5/ |
| D | MIMX8QX5_cm4.h | 13178 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX5/ |
| D | MIMX8DX5_cm4.h | 13179 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX6/ |
| D | MIMX8UX6_cm4.h | 13180 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX5/ |
| D | MIMX8UX5_cm4.h | 13180 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX4/ |
| D | MIMX8QX4_cm4.h | 13176 __IO uint32_t MR14; /**< LPDDR4 Mode Register 14, offset: 0x1B8 */ member
|
