Home
last modified time | relevance | path

Searched refs:MC_CGM_MUX_DC_DE_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Divider.c186 RegValue |= MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivStatWithoutPhase()
190 RegValue &= ~MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivStatWithoutPhase()
263 RegValue |= MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivFmtStatWithoutPhase()
267 RegValue &= ~MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivFmtStatWithoutPhase()
338 RegValue |= MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivStatWithoutPhaseWithTrigger()
342 RegValue &= ~MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivStatWithoutPhaseWithTrigger()
/hal_nxp-latest/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Divider.c199 … Clock_Ip_apxCgm[Instance][SelectorIndex]->Divider[DividerIndex] |= MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivStatWithoutPhase()
203 … Clock_Ip_apxCgm[Instance][SelectorIndex]->Divider[DividerIndex] &= ~MC_CGM_MUX_DC_DE_MASK; in Clock_Ip_SetCgmXDeDivStatWithoutPhase()
/hal_nxp-latest/s32/drivers/s32ze/Mcu/include/
DClock_Ip_Specific.h162 #define MC_CGM_MUX_DC_DE_MASK MC_CGM_MUX_0_DC_0_DE_MASK macro
/hal_nxp-latest/s32/drivers/s32k3/Mcu/include/
DClock_Ip_Specific.h320 #define MC_CGM_MUX_DC_DE_MASK MC_CGM_MUX_0_DC_0_DE_MASK macro