Home
last modified time | relevance | path

Searched refs:LSIO__LPCG_MU8_MCU_BASE (Results 1 – 25 of 34) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX6/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX2/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX6/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX5/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX1/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX2/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX3/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX4/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX5/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX5/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX6/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX1/drivers/
Dfsl_clock.h324 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/drivers/
Dfsl_clock.h326 kCLOCK_LSIO_Mu8A = LPCG_TUPLE(SC_R_MU_8A, LSIO__LPCG_MU8_MCU_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h67234 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
67236 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
67238 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
DMIMX8QM6_dsp.h71253 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
71255 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
71257 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
DMIMX8QM6_cm4_core1.h80974 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
80976 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
80978 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
DMIMX8QM6_cm4_core0.h80974 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
80976 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
80978 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX2/
DMIMX8QX2_cm4.h87498 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
87500 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
87502 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX1/
DMIMX8QX1_cm4.h87498 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
87500 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
87502 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX1/
DMIMX8DX1_cm4.h87498 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
87500 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
87502 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX2/
DMIMX8DX2_cm4.h87498 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
87500 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
87502 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/
DMIMX8QX3_cm4.h117307 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
117309 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
117311 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/
DMIMX8DX4_cm4.h117307 #define LSIO__LPCG_MU8_MCU_BASE (0x5D630000u) macro
117309 #define LSIO__LPCG_MU8_MCU ((LSIO_LPCG_MU8_MCU_Type *)LSIO__LPCG_MU8_MCU_BASE)
117311 #define LSIO_LPCG_MU8_MCU_BASE_ADDRS { LSIO__LPCG_MU8_MCU_BASE }

12