Home
last modified time | relevance | path

Searched refs:LPTMR_CSR_TCF_MASK (Results 1 – 25 of 129) sorted by relevance

123456

/hal_nxp-latest/mcux/mcux-sdk/drivers/lptmr/
Dfsl_lptmr.h108 kLPTMR_TimerCompareFlag = LPTMR_CSR_TCF_MASK, /*!< Timer compare flag */
198 reg &= ~(LPTMR_CSR_TCF_MASK); in LPTMR_EnableInterrupts()
215 reg &= ~(LPTMR_CSR_TCF_MASK); in LPTMR_DisableInterrupts()
270 return (base->CSR & LPTMR_CSR_TCF_MASK); in LPTMR_GetStatusFlags()
354 reg &= ~(LPTMR_CSR_TCF_MASK); in LPTMR_StartTimer()
371 reg &= ~(LPTMR_CSR_TCF_MASK); in LPTMR_StopTimer()
/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K116_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K118_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K144_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K142W_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K146_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K148_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K142_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
DS32K144W_LPTMR.h134 #define LPTMR_CSR_TCF_MASK (0x80U) macro
137 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC041/
DMCXC041.h2315 #define LPTMR_CSR_TCF_MASK (0x80U) macro
2321 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h3700 #define LPTMR_CSR_TCF_MASK (0x80U) macro
3706 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h4115 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4121 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h4113 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4119 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h1936 #define LPTMR_CSR_TCF_MASK (0x80U) macro
1938 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h4115 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4121 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h3709 #define LPTMR_CSR_TCF_MASK (0x80U) macro
3715 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/
DMCXC144.h4706 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4712 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/
DMCXC143.h4706 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4712 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h6121 #define LPTMR_CSR_TCF_MASK (0x80U) macro
6127 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/
DMCXC243.h4704 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4710 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/
DMCXC244.h4706 #define LPTMR_CSR_TCF_MASK (0x80U) macro
4712 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h6126 #define LPTMR_CSR_TCF_MASK (0x80U) macro
6132 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h5552 #define LPTMR_CSR_TCF_MASK (0x80U) macro
5558 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h5563 #define LPTMR_CSR_TCF_MASK (0x80U) macro
5569 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/
DMKV31F12810.h6157 #define LPTMR_CSR_TCF_MASK (0x80U) macro
6163 … (((uint32_t)(((uint32_t)(x)) << LPTMR_CSR_TCF_SHIFT)) & LPTMR_CSR_TCF_MASK)

123456