| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K116_LPSPI.h | 397 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 400 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K148_LPSPI.h | 405 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 408 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K118_LPSPI.h | 401 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 404 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K144_LPSPI.h | 405 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 408 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K146_LPSPI.h | 405 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 408 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K142W_LPSPI.h | 405 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 408 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K142_LPSPI.h | 401 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 404 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| D | S32K144W_LPSPI.h | 405 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 408 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_LPSPI.h | 437 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 440 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/lpflexcomm/lpspi/ |
| D | fsl_lpspi.c | 624 base->CCR = (base->CCR & (~LPSPI_CCR_DBT_MASK)) | LPSPI_CCR_DBT(scaler);
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/lpspi/ |
| D | fsl_lpspi.c | 694 base->CCR = (base->CCR & (~LPSPI_CCR_DBT_MASK)) | LPSPI_CCR_DBT(scaler);
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/ |
| D | MKE14Z4.h | 5291 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 5295 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/ |
| D | MKE15Z4.h | 5292 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 5296 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/ |
| D | MKE16Z4.h | 5290 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 5294 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/ |
| D | MKE12Z7.h | 8327 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 8331 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/ |
| D | MKE12Z9.h | 8209 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 8212 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/ |
| D | MKE17Z7.h | 8331 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 8335 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/ |
| D | MKE13Z7.h | 8329 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 8333 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/ |
| D | MKE14Z7.h | 7855 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 7859 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/ |
| D | MKE17Z9.h | 8211 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 8214 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/ |
| D | MKE15Z7.h | 7857 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 7861 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/ |
| D | MKE13Z9.h | 8210 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 8213 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/ |
| D | MKE14F16.h | 10511 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 10515 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/ |
| D | K32L2A41A.h | 9551 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 9554 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/ |
| D | K32L2A31A.h | 9551 #define LPSPI_CCR_DBT_MASK (0xFF00U) macro 9554 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
|