Home
last modified time | relevance | path

Searched refs:LPCMP_CSR_RRF_MASK (Results 1 – 22 of 22) sorted by relevance

/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_LPCMP.h324 #define LPCMP_CSR_RRF_MASK (0x4U) macro
327 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/drivers/lpcmp/
Dfsl_lpcmp.h47 …kLPCMP_OutputRoundRobinEventFlag = LPCMP_CSR_RRF_MASK, /*!< Detects when any channel's last compar…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h17007 #define LPCMP_CSR_RRF_MASK (0x4U) macro
17013 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h17007 #define LPCMP_CSR_RRF_MASK (0x4U) macro
17013 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h17007 #define LPCMP_CSR_RRF_MASK (0x4U) macro
17013 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h17007 #define LPCMP_CSR_RRF_MASK (0x4U) macro
17013 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h23223 #define LPCMP_CSR_RRF_MASK (0x4U) macro
23229 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h23223 #define LPCMP_CSR_RRF_MASK (0x4U) macro
23229 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h23223 #define LPCMP_CSR_RRF_MASK (0x4U) macro
23229 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h23227 #define LPCMP_CSR_RRF_MASK (0x4U) macro
23233 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h23227 #define LPCMP_CSR_RRF_MASK (0x4U) macro
23233 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h23227 #define LPCMP_CSR_RRF_MASK (0x4U) macro
23233 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h36462 #define LPCMP_CSR_RRF_MASK (0x4U) macro
36468 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h36432 #define LPCMP_CSR_RRF_MASK (0x4U) macro
36438 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h46653 #define LPCMP_CSR_RRF_MASK (0x4U) macro
46659 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
DMCXN546_cm33_core1.h46653 #define LPCMP_CSR_RRF_MASK (0x4U) macro
46659 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h46653 #define LPCMP_CSR_RRF_MASK (0x4U) macro
46659 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
DMCXN547_cm33_core1.h46653 #define LPCMP_CSR_RRF_MASK (0x4U) macro
46659 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h47088 #define LPCMP_CSR_RRF_MASK (0x4U) macro
47094 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
DMCXN947_cm33_core0.h47088 #define LPCMP_CSR_RRF_MASK (0x4U) macro
47094 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h47088 #define LPCMP_CSR_RRF_MASK (0x4U) macro
47094 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)
DMCXN946_cm33_core1.h47088 #define LPCMP_CSR_RRF_MASK (0x4U) macro
47094 … (((uint32_t)(((uint32_t)(x)) << LPCMP_CSR_RRF_SHIFT)) & LPCMP_CSR_RRF_MASK)