Home
last modified time | relevance | path

Searched refs:L1CACHE_CODEBUSADDR_BOUNDARY (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/drivers/cm4/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
417 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
421 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
423 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_InvalidateICacheByRange()
427 L1CACHE_InvalidateSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_InvalidateICacheByRange()
452 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
456 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
458 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_CleanDCacheByRange()
462 L1CACHE_CleanSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_CleanDCacheByRange()
487 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanInvalidateDCacheByRange()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/drivers/cm4/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
417 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
421 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
423 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_InvalidateICacheByRange()
427 L1CACHE_InvalidateSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_InvalidateICacheByRange()
452 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
456 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
458 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_CleanDCacheByRange()
462 L1CACHE_CleanSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_CleanDCacheByRange()
487 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanInvalidateDCacheByRange()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/drivers/cm4/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
417 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
421 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
423 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_InvalidateICacheByRange()
427 L1CACHE_InvalidateSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_InvalidateICacheByRange()
452 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
456 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
458 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_CleanDCacheByRange()
462 L1CACHE_CleanSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_CleanDCacheByRange()
487 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanInvalidateDCacheByRange()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/drivers/cache/lmem/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
417 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
421 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
423 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_InvalidateICacheByRange()
427 L1CACHE_InvalidateSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_InvalidateICacheByRange()
452 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
456 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
458 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_CleanDCacheByRange()
462 L1CACHE_CleanSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_CleanDCacheByRange()
487 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanInvalidateDCacheByRange()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/drivers/cm4/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
417 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
421 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
423 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_InvalidateICacheByRange()
427 L1CACHE_InvalidateSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_InvalidateICacheByRange()
452 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
456 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
458 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_CleanDCacheByRange()
462 L1CACHE_CleanSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_CleanDCacheByRange()
487 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanInvalidateDCacheByRange()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/drivers/cm4/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
417 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
421 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
423 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_InvalidateICacheByRange()
427 L1CACHE_InvalidateSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_InvalidateICacheByRange()
452 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
456 else if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanDCacheByRange()
458 size = L1CACHE_CODEBUSADDR_BOUNDARY - address; in L1CACHE_CleanDCacheByRange()
462 L1CACHE_CleanSystemCacheByRange((L1CACHE_CODEBUSADDR_BOUNDARY + 1U), size); in L1CACHE_CleanDCacheByRange()
487 if (endAddr <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_CleanInvalidateDCacheByRange()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/drivers/cm0plus/
Dfsl_cache.c19 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
32 if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/drivers/cm4/
Dfsl_cache.c18 #define L1CACHE_CODEBUSADDR_BOUNDARY (0x1FFFFFFFU) /*!< The processor code bus address boundary. */ macro
31 if (address <= L1CACHE_CODEBUSADDR_BOUNDARY) in L1CACHE_InvalidateICacheByRange()