Home
last modified time | relevance | path

Searched refs:IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_cm4_core1.h68961 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
68964 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
DMIMX8QM6_cm4_core0.h68961 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
68964 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/
DMIMX8QX3_cm4.h92709 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92712 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/
DMIMX8DX4_cm4.h92709 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92712 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX3/
DMIMX8DX3_cm4.h92709 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92712 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX6/
DMIMX8QX6_dsp.h95878 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
95880 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
DMIMX8QX6_cm4.h92711 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92714 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX6/
DMIMX8DX6_cm4.h92711 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92714 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX5/
DMIMX8QX5_cm4.h92710 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92713 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX5/
DMIMX8DX5_cm4.h92711 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92714 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX6/
DMIMX8UX6_cm4.h92712 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92715 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX5/
DMIMX8UX5_cm4.h92712 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92715 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX4/
DMIMX8QX4_cm4.h92708 #define IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT (0U) macro
92711 …1_FGKSDR_PCntCplMax(x) (((uint32_t)(((uint32_t)(x)) << IRIS_MVPL_FRAMEGEN1_FGKSDR_PCntCplMax_SHIFT