Home
last modified time | relevance | path

Searched refs:INT_CLR_ENABLE (Results 1 – 24 of 24) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/drivers/
Dfsl_power.c3103 FLASH->INT_CLR_ENABLE = 0x1F; /* Disable all interrupt */ in POWER_SetSystemClock12MHZ()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/drivers/
Dfsl_power.c3103 FLASH->INT_CLR_ENABLE = 0x1F; /* Disable all interrupt */ in POWER_SetSystemClock12MHZ()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/drivers/
Dfsl_power.c3103 FLASH->INT_CLR_ENABLE = 0x1F; /* Disable all interrupt */ in POWER_SetSystemClock12MHZ()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h8062 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
19473 …__O uint32_t INT_CLR_ENABLE; /**< Interrupt Enable Clear Register, offset: 0x3… member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h8062 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
19473 …__O uint32_t INT_CLR_ENABLE; /**< Interrupt Enable Clear Register, offset: 0x3… member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S16/
DLPC55S16.h8494 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
20203 …__O uint32_t INT_CLR_ENABLE; /**< Interrupt Enable Clear Register, offset: 0x3… member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S14/
DLPC55S14.h8493 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
20202 …__O uint32_t INT_CLR_ENABLE; /**< Interrupt Enable Clear Register, offset: 0x3… member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5502/
DLPC5502.h7680 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5502CPXXXX/
DLPC5502CPXXXX.h7635 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5504CPXXXX/
DLPC5504CPXXXX.h7635 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5504/
DLPC5504.h7680 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5506/
DLPC5506.h7680 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5506CPXXXX/
DLPC5506CPXXXX.h7635 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h7120 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h7119 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5512/
DLPC5512.h8110 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h7502 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h7501 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5514/
DLPC5514.h8111 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5516/
DLPC5516.h8112 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h7502 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
DLPC55S66_cm33_core0.h7502 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h7501 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member
DLPC55S69_cm33_core0.h7501 …__O uint32_t INT_CLR_ENABLE; /**< Clear interrupt enable bits, offset: 0xFD8 */ member