Home
last modified time | relevance | path

Searched refs:INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h33115 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
33120 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h33085 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
33090 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h43034 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43039 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
DMCXN546_cm33_core1.h43034 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43039 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h43034 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43039 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
DMCXN547_cm33_core1.h43034 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43039 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h43461 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43466 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
DMCXN947_cm33_core0.h43461 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43466 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h43461 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43466 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…
DMCXN946_cm33_core1.h43461 #define INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT (24U) macro
43466 …_ENABLE0_REQ24_EN1(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DMA1_REQ_ENABLE0_REQ24_EN1_SHIFT)…