Home
last modified time | relevance | path

Searched refs:I3C_SCONFIG_HDROK_MASK (Results 1 – 25 of 35) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/drivers/i3c/
Dfsl_i3c.c864 I3C_SCONFIG_HDROK_MASK | in I3C_Init()
2805 I3C_SCONFIG_HDROK_MASK | in I3C_SlaveInit()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h4842 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
4845 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h4840 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
4843 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h12458 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
12465 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h12458 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
12465 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h12458 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
12465 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h12458 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
12465 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h15510 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
15516 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h15510 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
15516 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h15510 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
15516 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h15514 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
15520 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h15514 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
15520 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h15514 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
15520 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h24661 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24667 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
DMIMXRT735S_cm33_core1.h24705 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24711 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
DMIMXRT735S_ezhv.h37691 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
37697 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h24705 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24711 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
DMIMXRT758S_hifi1.h24661 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24667 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h24483 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24489 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h24453 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24459 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h24661 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24667 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
DMIMXRT798S_cm33_core1.h24705 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
24711 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
DMIMXRT798S_hifi4.h37559 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
37565 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW727C/
DMCXW727C_cm33_core0.h19183 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
19189 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)
DMCXW727C_cm33_core1.h27495 #define I3C_SCONFIG_HDROK_MASK (0x10U) macro
27501 … (((uint32_t)(((uint32_t)(x)) << I3C_SCONFIG_HDROK_SHIFT)) & I3C_SCONFIG_HDROK_MASK)

12