| /hal_nxp-latest/mcux/mcux-sdk/drivers/i3c/ |
| D | fsl_i3c.c | 819 … base->MDYNADDR |= I3C_MDYNADDR_DADDR(config->masterDynamicAddress) | I3C_MDYNADDR_DAVALID_MASK; in I3C_Init()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/ |
| D | LPC865.h | 6437 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 6443 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/ |
| D | LPC864.h | 6435 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 6441 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/ |
| D | MCXA142.h | 14430 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 14436 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/ |
| D | MCXA143.h | 14430 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 14436 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/ |
| D | MCXA153.h | 14430 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 14436 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/ |
| D | MCXA152.h | 14430 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 14436 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/ |
| D | MCXA146.h | 17566 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 17572 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/ |
| D | MCXA145.h | 17566 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 17572 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/ |
| D | MCXA144.h | 17566 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 17572 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/ |
| D | MIMXRT685S_dsp.h | 11875 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 11878 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| D | MIMXRT685S_cm33.h | 18620 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 18623 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/ |
| D | MCXA156.h | 17570 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 17576 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/ |
| D | MCXA154.h | 17570 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 17576 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/ |
| D | MCXA155.h | 17570 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 17576 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/ |
| D | MIMXRT633S.h | 18620 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 18623 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/ |
| D | MIMXRT595S_dsp.h | 21400 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 21403 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| D | MIMXRT595S_cm33.h | 28367 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 28370 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/ |
| D | LPC5536.h | 24082 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 24088 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/ |
| D | LPC5534.h | 24082 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 24088 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/ |
| D | MIMXRT533S.h | 28363 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 28366 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/ |
| D | MCXW716A.h | 18316 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 18319 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/ |
| D | MIMXRT735S_hifi1.h | 26715 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 26721 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| D | MIMXRT735S_cm33_core1.h | 26759 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 26765 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/ |
| D | MIMXRT555S.h | 28366 #define I3C_MDYNADDR_DAVALID_MASK (0x1U) macro 28369 … (((uint32_t)(((uint32_t)(x)) << I3C_MDYNADDR_DAVALID_SHIFT)) & I3C_MDYNADDR_DAVALID_MASK)
|