Home
last modified time | relevance | path

Searched refs:GPUCLKDIV (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/drivers/
Dfsl_clock.c1088 return freq / ((CLKCTL0->GPUCLKDIV & CLKCTL0_GPUCLKDIV_DIV_MASK) + 1U); in CLOCK_GetGpuClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/drivers/
Dfsl_clock.c1088 return freq / ((CLKCTL0->GPUCLKDIV & CLKCTL0_GPUCLKDIV_DIV_MASK) + 1U); in CLOCK_GetGpuClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/drivers/
Dfsl_clock.c1088 return freq / ((CLKCTL0->GPUCLKDIV & CLKCTL0_GPUCLKDIV_DIV_MASK) + 1U); in CLOCK_GetGpuClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h1996 __IO uint32_t GPUCLKDIV; /**< GPU Clock Divider, offset: 0x794 */ member
DMIMXRT595S_cm33.h8234 __IO uint32_t GPUCLKDIV; /**< GPU Clock Divider, offset: 0x794 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h8230 __IO uint32_t GPUCLKDIV; /**< GPU Clock Divider, offset: 0x794 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h8233 __IO uint32_t GPUCLKDIV; /**< GPU Clock Divider, offset: 0x794 */ member