Home
last modified time | relevance | path

Searched refs:GPT2_IRQn (Results 1 – 25 of 60) sorted by relevance

123

/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1171/
Dfsl_pm_device.h627 #define PM_WSID_GPT2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(GPT2_IRQn) /*!< GP…
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1172/
Dfsl_pm_device.h627 #define PM_WSID_GPT2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(GPT2_IRQn) /*!< GP…
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1173/
Dfsl_pm_device.h627 #define PM_WSID_GPT2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(GPT2_IRQn) /*!< GP…
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1176/
Dfsl_pm_device.h627 #define PM_WSID_GPT2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(GPT2_IRQn) /*!< GP…
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1175/
Dfsl_pm_device.h627 #define PM_WSID_GPT2_IRQ PM_ENCODE_WAKEUP_SOURCE_ID(GPT2_IRQn) /*!< GP…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h117 GPT2_IRQn = 31, /**< GPT2 interrupt */ enumerator
15323 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h191 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
17822 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h185 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
21141 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h193 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
21161 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h195 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
22102 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h183 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
23367 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h195 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
22887 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h183 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
23369 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h198 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
23748 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h138GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33556 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h136GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33554 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h136GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33554 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h138GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33556 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h195 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
24544 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h138GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33556 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_cm7.h136GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33554 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
DMIMX8MN6_ca53.h162GPT2_IRQn = 86, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
33582 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h140GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
31112 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h199 GPT2_IRQn = 101, /**< GPT2 interrupt */ enumerator
24534 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h140GPT2_IRQn = 54, /**< OR of GPT Rollover interrupt line, Input Cap… enumerator
31112 #define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn, GPT3_IRQn, …

123