Home
last modified time | relevance | path

Searched refs:GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (Results 1 – 25 of 46) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h33084 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33086 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h33082 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33084 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h33082 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33084 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h33084 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33086 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h33084 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33086 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_cm7.h33082 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33084 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
DMIMX8MN6_ca53.h33110 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
33112 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h30638 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
30640 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h30638 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
30640 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h30638 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
30640 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h14733 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK 0xC0000u macro
14735 …(uint32_t)(((uint32_t)(x))<<GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT))&GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h30638 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
30640 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h30638 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
30640 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h20719 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK 0xC0000u macro
20721 …(uint32_t)(((uint32_t)(x))<<GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT))&GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h29059 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
29062 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
DMIMX8QM6_dsp.h31892 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
31895 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h35234 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35236 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h35234 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35236 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h35234 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35236 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
DMIMX8MM6_ca53.h35257 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35259 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h35234 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35236 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h35234 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35236 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h35234 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
35236 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/
DMIMX8ML6_cm7.h53924 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
53926 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/
DMIMX8ML4_cm7.h53924 #define GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK (0xC0000U) macro
53926 …t32_t)(((uint32_t)(x)) << GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT)) & GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK)

12