Home
last modified time | relevance | path

Searched refs:GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h26277 #define GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK (0x3F00U) macro
26279 …t32_t)(((uint32_t)(x)) << GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT)) & GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h26277 #define GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK (0x3F00U) macro
26279 …t32_t)(((uint32_t)(x)) << GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT)) & GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h26277 #define GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK (0x3F00U) macro
26279 …t32_t)(((uint32_t)(x)) << GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT)) & GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h26277 #define GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK (0x3F00U) macro
26279 …t32_t)(((uint32_t)(x)) << GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT)) & GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h26277 #define GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK (0x3F00U) macro
26279 …t32_t)(((uint32_t)(x)) << GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT)) & GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h19409 #define GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK 0x3F00u macro
19411 …(uint32_t)(((uint32_t)(x))<<GPC_PGC_MIX_CTRL_DFTRAM_TCD1_SHIFT))&GPC_PGC_MIX_CTRL_DFTRAM_TCD1_MASK)