Home
last modified time | relevance | path

Searched refs:FMUTEST_R_TESTCODE_TESTCODE_MASK (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h7875 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
7878 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h7875 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
7878 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h7875 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
7878 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h7875 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
7878 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h10930 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
10933 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h10930 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
10933 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h10930 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
10933 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h10934 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
10937 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h10934 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
10937 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h10934 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
10937 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h17978 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
17981 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h17948 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
17951 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h26686 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26689 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
DMCXN546_cm33_core1.h26686 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26689 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h26686 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26689 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
DMCXN547_cm33_core1.h26686 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26689 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h26732 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26735 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
DMCXN947_cm33_core0.h26732 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26735 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h26732 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26735 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)
DMCXN946_cm33_core1.h26732 #define FMUTEST_R_TESTCODE_TESTCODE_MASK (0x3FU) macro
26735 …int32_t)(((uint32_t)(x)) << FMUTEST_R_TESTCODE_TESTCODE_SHIFT)) & FMUTEST_R_TESTCODE_TESTCODE_MASK)