Home
last modified time | relevance | path

Searched refs:FIRCDIV (Results 1 – 25 of 68) sorted by relevance

123

/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/drivers/
Dfsl_clock.c39 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
40 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
41 #define SCG_FIRCDIV_FIRCDIV3_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV3_MASK) >> SCG_FIRCDIV_FIRCDIV…
536 SCG->FIRCDIV = in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/drivers/
Dfsl_clock.c57 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
58 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
59 #define SCG_FIRCDIV_FIRCDIV3_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV3_MASK) >> SCG_FIRCDIV_FIRCDIV…
767 SCG->FIRCDIV = in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/drivers/
Dfsl_clock.c57 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
58 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
59 #define SCG_FIRCDIV_FIRCDIV3_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV3_MASK) >> SCG_FIRCDIV_FIRCDIV…
767 SCG->FIRCDIV = in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/drivers/
Dfsl_clock.c70 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
71 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
72 #define SCG_FIRCDIV_FIRCDIV3_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV3_MASK) >> SCG_FIRCDIV_FIRCDIV…
899 SCG->FIRCDIV = in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U5/drivers/
Dfsl_clock.c70 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
71 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
72 #define SCG_FIRCDIV_FIRCDIV3_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV3_MASK) >> SCG_FIRCDIV_FIRCDIV…
899 SCG->FIRCDIV = in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/drivers/
Dfsl_clock.c55 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
56 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
730 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV1(config->div1) | SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/drivers/
Dfsl_clock.c55 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
56 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
730 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV1(config->div1) | SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/drivers/
Dfsl_clock.c55 #define SCG_FIRCDIV_FIRCDIV1_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV1_MASK) >> SCG_FIRCDIV_FIRCDIV…
56 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
730 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV1(config->div1) | SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/drivers/
Dfsl_clock.h1034 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1047 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/drivers/
Dfsl_clock.h1030 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1043 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/drivers/
Dfsl_clock.h1022 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1035 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
Dfsl_clock.c30 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
599 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/drivers/
Dfsl_clock.h1077 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1090 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
Dfsl_clock.c33 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
620 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/drivers/
Dfsl_clock.h1108 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1121 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
Dfsl_clock.c32 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
619 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/drivers/
Dfsl_clock.h1108 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1121 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/drivers/
Dfsl_clock.h1078 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1091 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
Dfsl_clock.c33 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
620 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/drivers/
Dfsl_clock.h1116 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1129 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
Dfsl_clock.c32 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
619 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/drivers/
Dfsl_clock.h1115 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1128 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/drivers/
Dfsl_clock.h1075 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1088 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/drivers/
Dfsl_clock.h1115 uint32_t reg = SCG->FIRCDIV; in CLOCK_SetFircAsyncClkDiv()
1128 SCG->FIRCDIV = reg; in CLOCK_SetFircAsyncClkDiv()
Dfsl_clock.c32 #define SCG_FIRCDIV_FIRCDIV2_VAL ((SCG->FIRCDIV & SCG_FIRCDIV_FIRCDIV2_MASK) >> SCG_FIRCDIV_FIRCDIV…
619 SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(config->div2); in CLOCK_InitFirc()

123