| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K148_ENET.h | 458 #define ENET_MMFR_PA_MASK (0xF800000U) macro 461 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/enet/ |
| D | fsl_enet.h | 130 #define ENET_PHY_MAXADDRESS (ENET_MMFR_PA_MASK >> ENET_MMFR_PA_SHIFT) /*!< Maximum PHY address. …
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK64F12/ |
| D | MK64F12.h | 10151 #define ENET_MMFR_PA_MASK (0xF800000U) macro 10155 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK63F12/ |
| D | MK63F12.h | 10138 #define ENET_MMFR_PA_MASK (0xF800000U) macro 10142 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV58F24/ |
| D | MKV58F24.h | 12394 #define ENET_MMFR_PA_MASK (0xF800000U) macro 12398 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/ |
| D | MK65F18.h | 11781 #define ENET_MMFR_PA_MASK (0xF800000U) macro 11785 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/ |
| D | MK66F18.h | 11781 #define ENET_MMFR_PA_MASK (0xF800000U) macro 11785 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/ |
| D | MIMXRT1024.h | 16940 #define ENET_MMFR_PA_MASK (0xF800000U) macro 16943 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/ |
| D | MIMXRT1021.h | 16960 #define ENET_MMFR_PA_MASK (0xF800000U) macro 16963 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/ |
| D | MIMXRT1051.h | 17990 #define ENET_MMFR_PA_MASK (0xF800000U) macro 17993 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/ |
| D | MIMXRT1041.h | 19061 #define ENET_MMFR_PA_MASK (0xF800000U) macro 19064 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/ |
| D | MIMXRT1052.h | 18775 #define ENET_MMFR_PA_MASK (0xF800000U) macro 18778 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/ |
| D | MIMXRT1042.h | 19063 #define ENET_MMFR_PA_MASK (0xF800000U) macro 19066 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/ |
| D | MIMXRT1061.h | 19429 #define ENET_MMFR_PA_MASK (0xF800000U) macro 19432 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/ |
| D | MIMX8MN5_cm7.h | 25250 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25254 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/ |
| D | MIMX8MN2_cm7.h | 25248 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25252 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/ |
| D | MIMX8MN4_cm7.h | 25248 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25252 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/ |
| D | MIMX8MN3_cm7.h | 25250 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25254 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/ |
| D | MIMXRT1064.h | 20293 #define ENET_MMFR_PA_MASK (0xF800000U) macro 20296 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/ |
| D | MIMX8MN1_cm7.h | 25250 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25254 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN6/ |
| D | MIMX8MN6_cm7.h | 25248 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25252 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| D | MIMX8MN6_ca53.h | 25277 #define ENET_MMFR_PA_MASK (0xF800000U) macro 25281 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/ |
| D | MIMX8MQ5_cm4.h | 20713 #define ENET_MMFR_PA_MASK (0xF800000U) macro 20717 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/ |
| D | MIMXRT1062.h | 20215 #define ENET_MMFR_PA_MASK (0xF800000U) macro 20218 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/ |
| D | MIMX8MD7_cm4.h | 20713 #define ENET_MMFR_PA_MASK (0xF800000U) macro 20717 … (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
|