Searched refs:EMAC_DMA_CH0_INTERRUPT_ENABLE_RSE_MASK (Results 1 – 2 of 2) sorted by relevance
6230 #define EMAC_DMA_CH0_INTERRUPT_ENABLE_RSE_MASK (0x100U) macro6233 …int32_t)(x)) << EMAC_DMA_CH0_INTERRUPT_ENABLE_RSE_SHIFT)) & EMAC_DMA_CH0_INTERRUPT_ENABLE_RSE_MASK)
4585 #define GMAC_DMA_CH0_INTERRUPT_ENABLE_RSE_MASK EMAC_DMA_CH0_INTERRUPT_ENABLE_RSE_MASK