Home
last modified time | relevance | path

Searched refs:DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/
DMIMX8ML6_cm7.h28863 #define DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (0x1E0U) macro
28867 …RPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/
DMIMX8ML4_cm7.h28863 #define DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (0x1E0U) macro
28867 …RPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML3/
DMIMX8ML3_cm7.h28863 #define DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (0x1E0U) macro
28867 …RPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/
DMIMX8ML8_dsp.h27679 #define DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (0x1E0U) macro
27682 …RPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_…
DMIMX8ML8_cm7.h28863 #define DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (0x1E0U) macro
28867 …RPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_…
DMIMX8ML8_ca53.h28890 #define DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_MASK (0x1E0U) macro
28894 …RPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL4_P3_PLLCPPROPGSCTRL_…