Home
last modified time | relevance | path

Searched refs:DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/
DMIMX8ML6_cm7.h28438 #define DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (0x1FU) macro
28442 … DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MAS…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/
DMIMX8ML4_cm7.h28438 #define DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (0x1FU) macro
28442 … DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MAS…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML3/
DMIMX8ML3_cm7.h28438 #define DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (0x1FU) macro
28442 … DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MAS…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/
DMIMX8ML8_dsp.h27279 #define DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (0x1FU) macro
27282 … DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MAS…
DMIMX8ML8_cm7.h28438 #define DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (0x1FU) macro
28442 … DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MAS…
DMIMX8ML8_ca53.h28465 #define DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MASK (0x1FU) macro
28469 … DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_SHIFT)) & DWC_DDRPHYA_MASTER_PLLCTRL2_P2_PLLFREQSEL_MAS…