Home
last modified time | relevance | path

Searched refs:DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (Results 1 – 19 of 19) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h18140 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (18U) macro
18143 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h18140 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (18U) macro
18143 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h18140 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (18U) macro
18143 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h18140 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (18U) macro
18143 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h18140 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (18U) macro
18143 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_dsp.h22520 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
22522 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
DMIMX8QM6_cm4_core1.h14693 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
14696 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
DMIMX8QM6_cm4_core0.h14693 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
14696 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/
DMIMX8QX3_cm4.h41865 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41868 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/
DMIMX8DX4_cm4.h41865 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41868 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX3/
DMIMX8DX3_cm4.h41865 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41868 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX6/
DMIMX8QX6_dsp.h42516 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
42518 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
DMIMX8QX6_cm4.h41867 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41870 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX6/
DMIMX8DX6_cm4.h41867 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41870 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX5/
DMIMX8QX5_cm4.h41866 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41869 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX5/
DMIMX8DX5_cm4.h41867 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41870 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX6/
DMIMX8UX6_cm4.h41868 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41871 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX5/
DMIMX8UX5_cm4.h41868 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41871 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX4/
DMIMX8QX4_cm4.h41864 #define DPR_MODE_CTRL0_A_COMP_SEL_SHIFT (16U) macro
41867 …L0_A_COMP_SEL(x) (((uint32_t)(((uint32_t)(x)) << DPR_MODE_CTRL0_A_COMP_SEL_SHIFT)) & D…