Home
last modified time | relevance | path

Searched refs:DMA__LPCG_LPUART0_BASE (Results 1 – 5 of 5) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/drivers/
Dfsl_clock.h274 kCLOCK_DMA_Lpuart0 = LPCG_TUPLE(SC_R_UART_0, DMA__LPCG_LPUART0_BASE),
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h21535 #define DMA__LPCG_LPUART0_BASE (0x5A460000u) macro
21537 #define DMA__LPCG_LPUART0 ((DMA_LPCG_LPUART0_Type *)DMA__LPCG_LPUART0_BASE)
21539 #define DMA_LPCG_LPUART0_BASE_ADDRS { DMA__LPCG_LPUART0_BASE }
DMIMX8QM6_dsp.h21712 #define DMA__LPCG_LPUART0_BASE (0x5A460000u) macro
21714 #define DMA__LPCG_LPUART0 ((DMA_LPCG_LPUART0_Type *)DMA__LPCG_LPUART0_BASE)
21716 #define DMA_LPCG_LPUART0_BASE_ADDRS { DMA__LPCG_LPUART0_BASE }
DMIMX8QM6_cm4_core1.h16444 #define DMA__LPCG_LPUART0_BASE (0x5A460000u) macro
16446 #define DMA__LPCG_LPUART0 ((DMA_LPCG_LPUART0_Type *)DMA__LPCG_LPUART0_BASE)
16448 #define DMA_LPCG_LPUART0_BASE_ADDRS { DMA__LPCG_LPUART0_BASE }
DMIMX8QM6_cm4_core0.h16444 #define DMA__LPCG_LPUART0_BASE (0x5A460000u) macro
16446 #define DMA__LPCG_LPUART0 ((DMA_LPCG_LPUART0_Type *)DMA__LPCG_LPUART0_BASE)
16448 #define DMA_LPCG_LPUART0_BASE_ADDRS { DMA__LPCG_LPUART0_BASE }