Home
last modified time | relevance | path

Searched refs:DMA_TCD_CSR_ESG_MASK (Results 1 – 25 of 95) sorted by relevance

1234

/hal_nxp-latest/mcux/mcux-sdk/drivers/dma3/
Dfsl_ad_edma.c542 tcd->CSR = (tcd->CSR | (uint16_t)DMA_TCD_CSR_ESG_MASK) & ~(uint16_t)DMA_TCD_CSR_DREQ_MASK; in EDMA_AD_TcdSetTransferConfig()
1159 …(handle->tcdPool[previousTcd].CSR | (uint16_t)DMA_TCD_CSR_ESG_MASK) & ~(uint16_t)DMA_TCD_CSR_DREQ_… in EDMA_AD_SubmitTransfer()
1178 … csr = (tcdRegs->CSR | (uint16_t)DMA_TCD_CSR_ESG_MASK) & ~(uint16_t)DMA_TCD_CSR_DREQ_MASK; in EDMA_AD_SubmitTransfer()
1198 if ((tcdRegs->CSR & DMA_TCD_CSR_ESG_MASK) != 0U) in EDMA_AD_SubmitTransfer()
1287 ((tcdRegs->CSR & DMA_TCD_CSR_ESG_MASK) != 0u)) in EDMA_AD_StartTransfer()
Dfsl_edma.c570 tcd->CSR = (tcd->CSR | (uint16_t)DMA_TCD_CSR_ESG_MASK) & ~(uint16_t)DMA_TCD_CSR_DREQ_MASK; in EDMA_TcdSetTransferConfig()
1191 …(handle->tcdPool[previousTcd].CSR | (uint16_t)DMA_TCD_CSR_ESG_MASK) & ~(uint16_t)DMA_TCD_CSR_DREQ_… in EDMA_SubmitTransfer()
1210 … csr = (tcdRegs->CSR | (uint16_t)DMA_TCD_CSR_ESG_MASK) & ~(uint16_t)DMA_TCD_CSR_DREQ_MASK; in EDMA_SubmitTransfer()
1230 if ((tcdRegs->CSR & DMA_TCD_CSR_ESG_MASK) != 0U) in EDMA_SubmitTransfer()
1333 ((tcdRegs->CSR & DMA_TCD_CSR_ESG_MASK) != 0u)) in EDMA_StartTransfer()
/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K118_DMA.h763 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
766 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K116_DMA.h763 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
766 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K148_DMA.h1123 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
1126 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K144W_DMA.h1123 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
1126 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K144_DMA.h1123 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
1126 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K142W_DMA.h1123 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
1126 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K142_DMA.h1123 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
1126 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DS32K146_DMA.h1123 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
1126 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/s32/mcux/devices/S32K344/
DS32K344_device.h2836 #define DMA_TCD_CSR_ESG_MASK DMA_TCD_TCD0_CSR_ESG_MASK macro
/hal_nxp-latest/s32/mcux/devices/S32Z270/
DS32Z270_device.h2400 #define DMA_TCD_CSR_ESG_MASK EDMA3_TCD_CSR_ESG_MASK macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h4633 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
4639 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h4633 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
4639 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h4633 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
4639 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h4633 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
4639 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h6844 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
6850 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h6844 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
6850 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h6844 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
6850 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h6844 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
6850 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h6844 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
6850 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h6844 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
6850 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/
DMCXW716A.h7612 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
7618 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h18390 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
18396 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)
DMIMXRT735S_cm33_core1.h18428 #define DMA_TCD_CSR_ESG_MASK (0x10U) macro
18434 … (((uint16_t)(((uint16_t)(x)) << DMA_TCD_CSR_ESG_SHIFT)) & DMA_TCD_CSR_ESG_MASK)

1234