Home
last modified time | relevance | path

Searched refs:DMA_MP_CSR_GMRC_MASK (Results 1 – 25 of 89) sorted by relevance

1234

/hal_nxp-latest/mcux/mcux-sdk/drivers/dma3/
Dfsl_ad_edma.c155 … tmpreg = (tmpreg & (~DMA_MP_CSR_GMRC_MASK)) | DMA_MP_CSR_GMRC(config->enableMasterIdReplication); in EDMA_AD_Init()
Dfsl_edma.c186 … tmpreg = (tmpreg & (~DMA_MP_CSR_GMRC_MASK)) | DMA_MP_CSR_GMRC(config->enableMasterIdReplication); in EDMA_Init()
/hal_nxp-latest/s32/mcux/devices/S32K344/
DS32K344_device.h2478 #define DMA_MP_CSR_GMRC_MASK eDMA_CSR_GMRC_MASK macro
/hal_nxp-latest/mcux/mcux-sdk/drivers/edma4/
Dfsl_edma.c188 DMA_MP_CSR_GMRC_MASK | DMA_MP_CSR_HALT_MASK)) | in EDMA_Init()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9352/drivers/edma4/
Dfsl_edma.c188 DMA_MP_CSR_GMRC_MASK | DMA_MP_CSR_HALT_MASK)) | in EDMA_Init()
/hal_nxp-latest/s32/mcux/devices/S32Z270/
DS32Z270_device.h1954 #define DMA_MP_CSR_GMRC_MASK EDMA3_MP_CSR_GMRC_MASK macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h4013 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
4019 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h4013 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
4019 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h4013 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
4019 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h4013 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
4019 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h6224 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6230 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h6224 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6230 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h6224 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6230 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h6224 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6230 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h6224 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6230 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h6224 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6230 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/
DMCXW716A.h6979 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
6985 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h17762 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
17768 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
DMIMXRT735S_cm33_core1.h17800 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
17806 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716C/
DMCXW716C.h9148 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
9154 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h17800 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
17806 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h12379 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
12385 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h12349 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
12355 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h17762 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
17768 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)
DMIMXRT798S_cm33_core1.h17800 #define DMA_MP_CSR_GMRC_MASK (0x80U) macro
17806 … (((uint32_t)(((uint32_t)(x)) << DMA_MP_CSR_GMRC_SHIFT)) & DMA_MP_CSR_GMRC_MASK)

1234