Home
last modified time | relevance | path

Searched refs:DMA_COMMON_INTENCLR_CLR7_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h9533 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
9536 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
DMIMXRT595S_cm33.h15919 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
15922 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h9138 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
9141 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h9138 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
9141 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h15915 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
15918 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h15918 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
15921 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h9137 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
9140 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h25636 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
25639 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h25636 #define DMA_COMMON_INTENCLR_CLR7_MASK (0x80U) macro
25639 … (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_INTENCLR_CLR7_SHIFT)) & DMA_COMMON_INTENCLR_CLR7_MASK)