Home
last modified time | relevance | path

Searched refs:DMA_COMMON_ENABLESET_ENABLE31_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h7886 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
7892 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
DMIMXRT595S_cm33.h14272 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
14278 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h6771 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
6777 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h6771 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
6777 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h14268 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
14274 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h14271 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
14277 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h6770 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
6776 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h24181 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
24187 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h24181 #define DMA_COMMON_ENABLESET_ENABLE31_MASK (0x80000000U) macro
24187 …2_t)(((uint32_t)(x)) << DMA_COMMON_ENABLESET_ENABLE31_SHIFT)) & DMA_COMMON_ENABLESET_ENABLE31_MASK)