Home
last modified time | relevance | path

Searched refs:DMA_COMMON_ENABLECLR_CLR5_SHIFT (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h7989 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
7994 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
DMIMXRT595S_cm33.h14375 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
14380 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h6994 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
6999 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h6994 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
6999 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h14371 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
14376 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h14374 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
14379 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h6993 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
6998 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h24252 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
24257 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h24252 #define DMA_COMMON_ENABLECLR_CLR5_SHIFT (5U) macro
24257 …NABLECLR_CLR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR5_SHIFT)) & D…