Home
last modified time | relevance | path

Searched refs:DMA_COMMON_ENABLECLR_CLR4_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h7980 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
7986 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
DMIMXRT595S_cm33.h14366 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
14372 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h6985 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
6991 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h6985 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
6991 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h14362 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
14368 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h14365 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
14371 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h6984 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
6990 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h24243 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
24249 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h24243 #define DMA_COMMON_ENABLECLR_CLR4_MASK (0x10U) macro
24249 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR4_SHIFT)) & DMA_COMMON_ENABLECLR_CLR4_MASK)