Home
last modified time | relevance | path

Searched refs:DMA_COMMON_ENABLECLR_CLR1_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h7956 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
7962 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
DMIMXRT595S_cm33.h14342 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
14348 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h6961 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
6967 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h6961 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
6967 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h14338 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
14344 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h14341 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
14347 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h6960 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
6966 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW610/
DRW610.h24219 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
24225 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/RW612/
DRW612.h24219 #define DMA_COMMON_ENABLECLR_CLR1_MASK (0x2U) macro
24225 …(((uint32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR_CLR1_SHIFT)) & DMA_COMMON_ENABLECLR_CLR1_MASK)