Home
last modified time | relevance | path

Searched refs:DMA_COMMON_ENABLECLR1_CLR33_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h8219 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
8225 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)
DMIMXRT595S_cm33.h14605 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
14611 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h7224 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
7230 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h7224 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
7230 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h14601 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
14607 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h14604 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
14610 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h7223 #define DMA_COMMON_ENABLECLR1_CLR33_MASK (0x2U) macro
7229 …int32_t)(((uint32_t)(x)) << DMA_COMMON_ENABLECLR1_CLR33_SHIFT)) & DMA_COMMON_ENABLECLR1_CLR33_MASK)