Home
last modified time | relevance | path

Searched refs:DMAMUX0 (Results 1 – 25 of 108) sorted by relevance

12345

/hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/template/
DRTE_Device.h46 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
50 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
57 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
61 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
68 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
79 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
83 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
90 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
94 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/template/
DRTE_Device.h46 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
50 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
57 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
61 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
68 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
79 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
83 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
90 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
94 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK27FA15/template/
DRTE_Device.h41 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
52 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
63 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
67 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
74 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
78 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
85 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
89 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK28FA15/template/
DRTE_Device.h40 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
44 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
51 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
55 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
66 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
73 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
77 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
84 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
88 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK26F18/template/
DRTE_Device.h47 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
51 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
58 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
69 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
73 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
80 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
84 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
95 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK22F12/template/
DRTE_Device.h44 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
48 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
55 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
59 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
66 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
70 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
77 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
88 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
92 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK24F12/template/
DRTE_Device.h44 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
48 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
55 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
59 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
66 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
70 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
77 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
88 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
92 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK63F12/template/
DRTE_Device.h44 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
48 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
55 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
59 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
66 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
70 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
77 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
88 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
92 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK64F12/template/
DRTE_Device.h51 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
55 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
66 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
73 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
77 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
84 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
88 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
95 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
99 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV58F24/template/
DRTE_Device.h43 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
47 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
54 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
58 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
65 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
69 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
76 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
80 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
87 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV56F24/template/
DRTE_Device.h44 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
48 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
55 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
59 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
66 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
70 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
77 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
88 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
92 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/template/
DRTE_Device.h34 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
38 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
49 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
60 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
78 #define RTE_I2C0_DMA_TX_DMAMUX_BASE DMAMUX0
82 #define RTE_I2C0_DMA_RX_DMAMUX_BASE DMAMUX0
89 #define RTE_I2C1_DMA_TX_DMAMUX_BASE DMAMUX0
93 #define RTE_I2C1_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/template/
DRTE_Device.h34 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
38 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
49 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
60 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
78 #define RTE_I2C0_DMA_TX_DMAMUX_BASE DMAMUX0
82 #define RTE_I2C0_DMA_RX_DMAMUX_BASE DMAMUX0
89 #define RTE_I2C1_DMA_TX_DMAMUX_BASE DMAMUX0
93 #define RTE_I2C1_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM14ZA5/template/
DRTE_Device.h41 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
52 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
63 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
67 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
74 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
78 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
85 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
89 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM33ZA5/template/
DRTE_Device.h41 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
52 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
63 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
67 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
74 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
78 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
85 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
89 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM34ZA5/template/
DRTE_Device.h41 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
52 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
63 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
67 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
74 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
78 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
85 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
89 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM34Z7/template/
DRTE_Device.h41 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
45 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
52 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
56 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
63 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
67 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
74 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
78 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
85 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
89 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/template/
DRTE_Device.h34 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
43 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
53 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
100 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
110 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
119 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/template/
DRTE_Device.h34 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
43 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
53 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
100 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
110 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
119 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/template/
DRTE_Device.h34 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
43 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
53 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
100 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
110 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
119 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/template/
DRTE_Device.h34 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
43 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
53 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
100 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
110 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
119 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/template/
DRTE_Device.h34 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
43 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
53 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
62 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
72 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
81 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
100 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
110 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
119 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/template/
DRTE_Device.h40 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
49 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
61 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
70 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
82 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
103 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
112 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
124 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
133 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/template/
DRTE_Device.h40 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
49 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
61 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
70 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
82 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
91 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
103 #define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
112 #define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
124 #define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
133 #define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/template/
DRTE_Device.h42 #define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
46 #define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
53 #define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
57 #define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
64 #define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
68 #define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
75 #define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
79 #define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
93 #define RTE_I2C0_Master_DMAMUX_BASE DMAMUX0
98 #define RTE_I2C1_Master_DMAMUX_BASE DMAMUX0
[all …]

12345