Searched refs:DEND (Results 1 – 12 of 12) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/drivers/mmdvsq/ |
| D | fsl_mmdvsq.c | 42 base->DEND = (uint32_t)dividend; in MMDVSQ_GetDivideRemainder()
74 base->DEND = (uint32_t)dividend; in MMDVSQ_GetDivideQuotient()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/ |
| D | MKV10Z7.h | 6096 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/ |
| D | MKE14Z4.h | 6714 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/ |
| D | MKE15Z4.h | 6715 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z1287/ |
| D | MKV10Z1287.h | 6870 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/ |
| D | MKE16Z4.h | 6713 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV11Z7/ |
| D | MKV11Z7.h | 7658 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/ |
| D | MKE14Z7.h | 9271 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/ |
| D | MKE15Z7.h | 9273 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/ |
| D | K32L2A41A.h | 11069 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/ |
| D | K32L2A31A.h | 11069 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/ |
| D | K32L3A60_cm0plus.h | 13926 __IO uint32_t DEND; /**< Dividend Register, offset: 0x0 */ member
|
