Home
last modified time | relevance | path

Searched refs:DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (Results 1 – 15 of 15) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX2/
DMIMX8QX2_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX1/
DMIMX8QX1_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX1/
DMIMX8DX1_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX2/
DMIMX8DX2_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/
DMIMX8QX3_cm4.h35619 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35623 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/
DMIMX8DX4_cm4.h35619 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35623 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX3/
DMIMX8DX3_cm4.h35619 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35623 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX6/
DMIMX8QX6_dsp.h36213 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
36216 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
DMIMX8QX6_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX6/
DMIMX8DX6_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX5/
DMIMX8QX5_cm4.h35620 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35624 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX5/
DMIMX8DX5_cm4.h35621 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35625 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX6/
DMIMX8UX6_cm4.h35622 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35626 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX5/
DMIMX8UX5_cm4.h35622 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35626 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX4/
DMIMX8QX4_cm4.h35618 #define DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK (0xFF000000U) macro
35622 …t32_t)(x)) << DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_SHIFT)) & DDRPHY_DX8SL0DXCTL2_RESERVED_31_24_MASK)