Home
last modified time | relevance | path

Searched refs:DDRC_PMLCB5_TRIGOFFSEL_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_DDRC.h1793 #define DDRC_PMLCB5_TRIGOFFSEL_MASK (0xF00000U) macro
1796 … (((uint32_t)(((uint32_t)(x)) << DDRC_PMLCB5_TRIGOFFSEL_SHIFT)) & DDRC_PMLCB5_TRIGOFFSEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9131/
DMIMX9131.h14645 #define DDRC_PMLCB5_TRIGOFFSEL_MASK (0xF00000U) macro
14648 … (((uint32_t)(((uint32_t)(x)) << DDRC_PMLCB5_TRIGOFFSEL_SHIFT)) & DDRC_PMLCB5_TRIGOFFSEL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9352/
DMIMX9352_cm33.h12921 #define DDRC_PMLCB5_TRIGOFFSEL_MASK (0xF00000U) macro
12924 … (((uint32_t)(((uint32_t)(x)) << DDRC_PMLCB5_TRIGOFFSEL_SHIFT)) & DDRC_PMLCB5_TRIGOFFSEL_MASK)
DMIMX9352_ca55.h15826 #define DDRC_PMLCB5_TRIGOFFSEL_MASK (0xF00000U) macro
15829 … (((uint32_t)(((uint32_t)(x)) << DDRC_PMLCB5_TRIGOFFSEL_SHIFT)) & DDRC_PMLCB5_TRIGOFFSEL_MASK)