Home
last modified time | relevance | path

Searched refs:DCICC (Results 1 – 15 of 15) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/dcic/
Dfsl_dcic.c71 base->DCICC = DCIC_DCCIC_RESET_VALUE; in DCIC_ResetRegister()
101 base->DCICC = config->polarityFlags; in DCIC_Init()
114 base->DCICC = 0U; in DCIC_Deinit()
Dfsl_dcic.h178 base->DCICC |= DCIC_DCICC_IC_EN_MASK; in DCIC_Enable()
182 base->DCICC &= ~DCIC_DCICC_IC_EN_MASK; in DCIC_Enable()
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h7213 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
7233 #define DCIC_DCICC_REG(base) ((base)->DCICC)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm4.h26082 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
DMIMXRT1165_cm7.h26085 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h26397 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h26394 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
DMIMXRT1175_cm7.h26397 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm7.h28399 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
DMIMXRT1173_cm4.h28396 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm7.h28090 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
DMIMXRT1166_cm4.h28087 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h28402 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm7.h28404 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member
DMIMXRT1176_cm4.h28401 __IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */ member