Home
last modified time | relevance | path

Searched refs:CSICR3 (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/csi/
Dfsl_csi.h65 #error CSI_CR3_INT_EN_MASK could not cover all interrupt bits in CSICR3.
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h6849 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
6878 #define CSI_CSICR3_REG(base) ((base)->CSICR3)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h10184 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
10212 #define CSI_CSICR3_REG(base) ((base)->CSICR3)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h8198 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h8198 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h8198 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
DMIMX8MM6_ca53.h8228 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h8198 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h8198 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h8198 __IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */ member