Home
last modified time | relevance | path

Searched refs:CRC_CTRL_FXOR_MASK (Results 1 – 25 of 103) sorted by relevance

12345

/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_CRC.h151 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
154 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K142_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K144W_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K118_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K116_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K142W_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K148_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K144_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
DS32K146_CRC.h211 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
214 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/
DMKE04Z4.h776 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
782 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/
DMKE02Z4.h760 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
766 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/
DMKE04Z1284.h781 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
787 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/
DMKE06Z4.h781 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
787 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h1176 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1182 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h1362 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1368 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h1360 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1366 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h1362 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1368 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h1185 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1191 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h1241 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1247 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h1245 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1251 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h1159 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1165 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h1363 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1369 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/
DMKV31F12810.h1258 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1264 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h1364 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1370 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z1287/
DMKV10Z1287.h1150 #define CRC_CTRL_FXOR_MASK (0x4000000U) macro
1156 … (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)

12345