Home
last modified time | relevance | path

Searched refs:CMP_C2_INITMOD_MASK (Results 1 – 25 of 61) sorted by relevance

123

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K144W_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K116_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K118_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K146_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K142_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K142W_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K148_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
DS32K144_CMP.h276 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
279 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/drivers/acmp/
Dfsl_acmp.c452 …(~(CMP_C2_FXMP_MASK | CMP_C2_FXMXCH_MASK | CMP_C2_NSAM_MASK | CMP_C2_INITMOD_MASK | CMP_C2_CHnF_MA… in ACMP_SetRoundRobinConfig()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h1005 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1010 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h1006 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1011 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h1004 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1009 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h1195 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1200 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/
DMKE12Z9.h1192 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1197 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h1197 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1202 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h1196 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1201 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/
DMKE14Z7.h1130 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1135 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/
DMKE17Z9.h1194 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1199 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h1131 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1136 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/
DMKE13Z9.h1193 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1198 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/
DMKE14F16.h1898 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
1903 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/
DMKE18F16.h2900 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
2905 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/
DMKE16F16.h2896 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
2901 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h4875 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
4878 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h2162 #define CMP_C2_INITMOD_MASK (0x3F00U) macro
2165 … (((uint32_t)(((uint32_t)(x)) << CMP_C2_INITMOD_SHIFT)) & CMP_C2_INITMOD_MASK)

123