Home
last modified time | relevance | path

Searched refs:CMP2 (Results 1 – 25 of 48) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/boards/twrkm34z50mv3/
Dboard.h47 #define BOARD_CMP_BASEADDR CMP2
/hal_nxp-latest/mcux/mcux-sdk/boards/twrkm34z75m/
Dboard.h47 #define BOARD_CMP_BASEADDR CMP2
/hal_nxp-latest/mcux/mcux-sdk/boards/frdmk66f/
Dboard.h71 #define BOARD_CMP_BASEADDR CMP2
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/
DMKE14F16.h2004 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
2008 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/
DMKE18F16.h3006 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
3010 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/
DMKE16F16.h3002 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
3006 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK22F12/
DMK22F12.h4899 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
4903 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM35Z7/
DMKM35Z7.h3723 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
3727 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKM34Z7/
DMKM34Z7.h3792 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
3801 CMP0, CMP1, CMP2 \
/hal_nxp-latest/mcux/mcux-sdk/devices/MK24F12/
DMK24F12.h6736 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
6740 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK63F12/
DMK63F12.h6765 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
6769 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK64F12/
DMK64F12.h6778 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
6782 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV56F24/
DMKV56F24.h7206 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
7214 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2, CMP3 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV58F24/
DMKV58F24.h7210 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
7218 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2, CMP3 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/
DMK66F18.h6836 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
6844 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2, CMP3 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK26F18/
DMK26F18.h6785 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
6793 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2, CMP3 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/
DMK65F18.h6836 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
6844 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2, CMP3 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h47464 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47470 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
47487 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47491 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
DMCXN946_cm33_core1.h47464 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47470 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
47487 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47491 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h47464 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47470 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
47487 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47491 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
DMCXN947_cm33_core0.h47464 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47470 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
47487 #define CMP2 ((LPCMP_Type *)CMP2_BASE) macro
47491 #define LPCMP_BASE_PTRS { CMP0, CMP1, CMP2 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h9443 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
9455 #define CMP_BASE_PTRS { (CMP_Type *)0u, CMP1, CMP2, CMP3, CMP4 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h9423 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
9435 #define CMP_BASE_PTRS { (CMP_Type *)0u, CMP1, CMP2, CMP3, CMP4 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h11536 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
11548 #define CMP_BASE_PTRS { (CMP_Type *)0u, CMP1, CMP2, CMP3, CMP4 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h10465 #define CMP2 ((CMP_Type *)CMP2_BASE) macro
10477 #define CMP_BASE_PTRS { (CMP_Type *)0u, CMP1, CMP2, CMP3, CMP4 }

12