Home
last modified time | relevance | path

Searched refs:CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/
Dfsl_clock.c2354 if ((CLKCTL1->WWDT2FCLKSEL & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK) != 0U) in CLOCK_GetWdtClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/
Dfsl_clock.c2354 if ((CLKCTL1->WWDT2FCLKSEL & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK) != 0U) in CLOCK_GetWdtClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/
Dfsl_clock.c2354 if ((CLKCTL1->WWDT2FCLKSEL & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK) != 0U) in CLOCK_GetWdtClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h11627 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
11633 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
DMIMXRT735S_cm33_core1.h11663 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
11669 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
DMIMXRT735S_ezhv.h21197 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
21203 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h11663 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
11669 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
DMIMXRT758S_hifi1.h11627 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
11633 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
DMIMXRT758S_ezhv.h21197 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
21203 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h11627 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
11633 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
DMIMXRT798S_cm33_core1.h11663 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
11669 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)
DMIMXRT798S_ezhv.h21197 #define CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK (0x4U) macro
21203 …int32_t)(((uint32_t)(x)) << CLKCTL1_WWDT2FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_WWDT2FCLKSEL_SEL_EN_MASK)