Home
last modified time | relevance | path

Searched refs:CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/
Dfsl_clock.c2491 if ((CLKCTL1->SAI3FCLKSEL & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK) != 0U) in CLOCK_GetSaiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/
Dfsl_clock.c2491 if ((CLKCTL1->SAI3FCLKSEL & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK) != 0U) in CLOCK_GetSaiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/
Dfsl_clock.c2491 if ((CLKCTL1->SAI3FCLKSEL & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK) != 0U) in CLOCK_GetSaiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h11501 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
11507 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
DMIMXRT735S_cm33_core1.h11537 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
11543 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
DMIMXRT735S_ezhv.h21071 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
21077 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h11537 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
11543 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
DMIMXRT758S_hifi1.h11501 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
11507 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
DMIMXRT758S_ezhv.h21071 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
21077 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h11501 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
11507 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
DMIMXRT798S_cm33_core1.h11537 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
11543 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)
DMIMXRT798S_ezhv.h21071 #define CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK (0x4U) macro
21077 …(uint32_t)(((uint32_t)(x)) << CLKCTL1_SAI3FCLKSEL_SEL_EN_SHIFT)) & CLKCTL1_SAI3FCLKSEL_SEL_EN_MASK)