Home
last modified time | relevance | path

Searched refs:CLKCTL1_PSCCTL1_SET_CDOG4_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h11138 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
11144 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
DMIMXRT735S_cm33_core1.h11174 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
11180 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
DMIMXRT735S_ezhv.h20708 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
20714 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h11174 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
11180 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
DMIMXRT758S_hifi1.h11138 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
11144 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
DMIMXRT758S_ezhv.h20708 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
20714 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h11138 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
11144 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
DMIMXRT798S_cm33_core1.h11174 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
11180 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)
DMIMXRT798S_ezhv.h20708 #define CLKCTL1_PSCCTL1_SET_CDOG4_MASK (0x800000U) macro
20714 …(((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SET_CDOG4_SHIFT)) & CLKCTL1_PSCCTL1_SET_CDOG4_MASK)