Home
last modified time | relevance | path

Searched refs:CLKCTL1_PSCCTL1_SEMA_CLK_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h2992 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
2998 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)
DMIMXRT685S_cm33.h8722 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
8728 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h8722 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
8728 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h4444 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
4450 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)
DMIMXRT595S_cm33.h10701 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
10707 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h10697 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
10703 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h10700 #define CLKCTL1_PSCCTL1_SEMA_CLK_MASK (0x20000000U) macro
10706 … (((uint32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_SEMA_CLK_MASK)