Home
last modified time | relevance | path

Searched refs:CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h5204 #define CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK (0x20000000U) macro
5210 …t32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK)
DMIMXRT595S_cm33.h11461 #define CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK (0x20000000U) macro
11467 …t32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h11457 #define CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK (0x20000000U) macro
11463 …t32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h11460 #define CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK (0x20000000U) macro
11466 …t32_t)(((uint32_t)(x)) << CLKCTL1_PSCCTL1_CLR_SEMA_CLK_SHIFT)) & CLKCTL1_PSCCTL1_CLR_SEMA_CLK_MASK)